UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/806,871	03/22/2004	Robert Tod Dimpsey	AUS920040064US1	2672

35525   7590   08/24/2007
IBM CORP (YA)
C/O YEE & ASSOCIATES PC
P.O. BOX 802333
DALLAS, TX 75380

EXAMINER
SAVLA, ARPAN P

ART UNIT	PAPER NUMBER
2185	

MAIL DATE	DELIVERY MODE
08/24/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

PTOL-90A (Rev. 04/07)

	Application No.	Applicant(s)
Office Action Summary	10/806,871	DIMPSEY ET AL.
	Examiner	Art Unit
	Arpan P. Savla	2185

-- *The MAILING DATE of this communication appears on the cover sheet with the correspondence address* --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE *3* MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *21 June 2007*.

2a)☐ This action is **FINAL**.   2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1,2,4-7,11,12,14-19 and 21-25* is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1,2,4-7,11,12,14-19 and 21-25* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a)☐ All   b)☐ Some * c)☐ None of:

      1.☐ Certified copies of the priority documents have been received.

      2.☐ Certified copies of the priority documents have been received in Application No. _____.

      3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

    * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date *3/29/07, 6/21/07*.

4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ .

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____ .

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 21, 2007 has been entered.

Response to Amendment

This Office action is in response to Applicant's communication filed June 21, 2007 in response to the Office action dated March 22, 2007. Claims 1, 4, 11, 14, 18, and 21 have been amended. Claims 3, 8-10, 13, and 20 have been cancelled. New claim 25 has been added. Claims 1-2, 4-7, 11-12, 14-19, and 21-25 are pending in this application.

OBJECTIONS

Specification

1.   In view of Applicant's remarks, the objection to the specification has been withdrawn.

Claims

2.   **Claims 5, 15, and 22** are objected for the use of the term "one of...**or**..." The

Examiner suggests Applicant amend to the term to instead read "one of...**and**..." as

does appear in claim 25 presently. Appropriate correction required.

REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 103

3.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4.   **Claims 1-2, 5-7, 11-12, 15-19, and 22-24 are rejected under 35 U.S.C. 103(a)**

as being obvious over Matsubara et al. (U.S. Patent 6,381,679) (hereinafter

"Matsubara") in view of Anonymously Disclosed, "Method for the dynamic

prediction of nonsequential memory accesses" (hereinafter "Anon") and Ishimi

(U.S. Patent 5,708,803).

5.   **As per claims 1 and 18**, Matsubara discloses a method in a data processing

system for providing hardware assistance to prefetch data during execution of code by a

processor in the data processing system, the method comprising:

responsive to loading an instruction in the code into a cache, determining, by a

processor unit, whether a prefetch indicator is associated with the instruction (col. 5,

lines 1-10; col. 6, lines 35-42 and 53-55; col. 7, lines 10-20; Fig. 1; Fig. 2, elements 21

and 22; Fig. 6B). *It should be noted that computer program product in claims 18-19 and 21-24 executes the exact same functions as the methods in claims 1-2 and 4-7. Therefore, any references that teach claims 1-2 and 4-7 also teach the corresponding claims 18-19 and 21-24. It should also be noted that the "indication bits (i.e. PF bits)" equaling 1 is analogous to the "prefetch indicator being associated with the instruction" and the "CPU 21" is analogous to the "processor unit." Lastly, it should be noted that the "instruction fetch (IF)" stage is when the instruction in the code is loaded into a cache and the "decoding" stage is when the "determination" is made.*

and responsive to the prefetch indicator being associated with the instruction, selectively prefetching data into the cache in the processor (col. 6, lines 53-55; Fig. 2, elements 21 and 22). *It should be noted that when it is determined that the value of the PF bits is 1, all the data of the line is prefetched to the primary cache.*

Matsubara does not expressly disclose a pointer to a data structure identified by the prefetch indicator;

wherein the selectively prefetching step includes:

determining whether outstanding cache misses are present;

and prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold.

Anon discloses a pointer to a data structure identified by the prefetch indicator (General Description, 1st paragraph and 4th paragraph; Detailed Description, 1st paragraph). *It should be noted that the "dynamic prefetch pointer" is analogous to the "pointer to a data structure."*

Matsubara and Anon are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement Anon's dynamic prefetch pointer within Matsubara's information processing system.

The motivation for doing so would have been to improve memory access due to improved memory access prediction and also improve performance due to reducing the time spent waiting for memory accesses to complete (Anon, General Description, 5[th] paragraph).

The combination of Matsubara/Anon does not expressly disclose wherein the selectively prefetching step includes:

determining whether outstanding cache misses are present;

and prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold.

Ishimi discloses wherein the selectively prefetching step includes:

determining whether outstanding cache misses are present (col. 13, line 30; Fig. 13, element S4).

and prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold (col. 13, lines 30-32; Fig. 13, element S10). *It should be noted that the threshold is equal to 1. Thus, when it is determined there is a cache hit, meaning there are zero outstanding cache misses (i.e. the number of outstanding cache misses is than the threshold of 1), data is prefetched.*

The combination of Matsubara/Anon and Ishimi are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement Ishimi's fetch mechanism within Matsubara/Anon's information processing system.

The motivation for doing so would have been to provide a data processor capable of processing quickly by lessening the number of abortions even when a branch prediction is preformed (Ishimi, col. 3, lines 3-6).

Therefore, it would have been obvious to combine Matsubara, Anon, and Ishimi for the benefit of obtaining the invention as specified in claims 1 and 18.

6.   **As per claims 2 and 19**, the combination of Matsubara/Anon/Ishimi discloses the prefetch indicator contains the pointer to the data structure (Anon, General Description, 4th paragraph).

7.   **As per claims 5 and 22**, the combination of Matsubara/Anon/Ishimi discloses the processor unit is selected from one of an instruction cache, data cache, or a load/store unit (Matsubara, col. 6, lines 35-42; col. 7, lines 10-20; Fig. 2, element 21). *It should be noted that the "CPU 21" is analogous to a "load/store unit."*

8.   **As per claims 6 and 23**, the combination of Matsubara/Anon/Ishimi discloses the cache is an instruction cache (Ishimi, col. 1, lines 25-28).

9.   **As per claims 7 and 24**, the combination of Matsubara/Anon/Ishimi discloses the cache is a data cache (Matsubara, col. 8, lines 56-63).

10.   **As per claim 11**, Matsubara discloses a data processing system for providing

hardware assistance to prefetch data during execution of code by a processor in the data processing system, the data processing system comprising:

determining means, responsive to loading an instruction in the code into a cache, for determining, by the a processor unit, whether a prefetch indicator is associated with the instruction (col. 5, lines 1-10; col. 6, lines 35-42 and 53-55; col. 7, lines 10-20; Fig. 1; Fig. 2, elements 21 and 22; Fig. 6B); *It should be noted that pg. 13, lines 3-5 of Applicant's specification appear to define this means as a computer. Also, see the citation note for the similar limitation in claims 1 and 18 above.*

and selectively prefetching means, responsive to the prefetch indicator being associated with the instruction, for selectively prefetching data into the cache in the processor (col. 6, lines 53-55; Fig. 2, elements 21 and 22). *It should be noted that pg. 13, lines 3-5 of Applicant's specification appear to define this means as a computer. Also, see the citation note for the similar limitation in claims 1 and 18 above.*

Matsubara does not expressly disclose a pointer to a data structure identified by the prefetch indicator;

wherein the selectively prefetching means includes:

means for determining whether outstanding cache misses are present;

and means for prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold.

Anon discloses a pointer to a data structure identified by the prefetch indicator (General Description, 1st paragraph and 4th paragraph; Detailed Description, 1st paragraph). *See the citation note for the similar limitation in claims 1 and 18 above.*

Matsubara and Anon are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement Anon's dynamic prefetch pointer within Matsubara's information processing system.

The motivation for doing so would have been to improve memory access due to improved memory access prediction and also improve performance due to reducing the time spent waiting for memory accesses to complete (Anon, General Description, 5th paragraph).

The combination of Matsubara/Anon does not expressly disclose wherein the selectively prefetching means includes:

means for determining whether outstanding cache misses are present;

and means for prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold.

Ishimi discloses wherein the selectively prefetching means includes:

means for determining whether outstanding cache misses are present (col. 13, line 30; Fig. 13, element S4).

and means for prefetching the data in response to a determination that a number of outstanding cache misses is less than a threshold (col. 13, lines 30-32; Fig. 13, element S10). *See the citation note for the similar limitation in claims 1 and 18 above.*

The combination of Matsubara/Anon and Ishimi are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement Ishimi's fetch mechanism within Matsubara/Anon's information processing system.

The motivation for doing so would have been to provide a data processor capable of processing quickly by lessening the number of abortions even when a branch prediction is preformed (Ishimi, col. 3, lines 3-6).

Therefore, it would have been obvious to combine Matsubara, Anon, and Ishimi for the benefit of obtaining the invention as specified in claim 11.

11.   **As per claim 12**, the combination of Matsubara/Anon/Ishimi discloses the prefetch indicator contains the pointer to the data structure (Anon, General Description, 4th paragraph).

12.   **As per claim 15**, the combination of Matsubara/Anon/Ishimi discloses the processor unit is selected from one of an instruction cache, data cache, or a load/store unit (Matsubara, col. 6, lines 35-42; col. 7, lines 10-20; Fig. 2, element 21). *See the citation note for claims 5 and 22 above.*

13.   **As per claim 16**, the combination of Matsubara/Anon/Ishimi discloses the cache is an instruction cache (Ishimi, col. 1, lines 25-28).

14.   **As per claim 17**, the combination of Matsubara/Anon/Ishimi discloses the cache is a data cache (Matsubara, col. 8, lines 56-63).

15.   **Claims 4, 14, and 21 are rejected under 35 U.S.C. 103(a) as being obvious over Matsubara in view of Anon and Ishimi as applied to claims 1, 11, and 18 above, and further in view of Hooker (U.S. Patent Application Publication**

2003/0191900).

16.   <u>As per claims 4 and 21</u>, the combination of Matsubara/Anon/Ishimi discloses all

the limitations of claims 4 and 21 except wherein the selectively prefetching step further

includes:

determining whether to replace cache lines;

and prefetching the in response to a determination that a number of cache lines

chosen to replaced is greater than a threshold.

Hooker discloses wherein the selectively prefetching step further includes:

determining whether to replace cache lines (paragraph 0069; Fig. 5, element

536); *It should be noted that the "response buffers" are analogous to the "cache lines."*

and prefetching the in response to a determination that a number of cache lines

chosen to replaced is greater than a threshold (paragraph 0070; Fig. 5, element 538).

The combination of Matsubara/Anon/Ishimi and Hooker are analogous art

because they are from the same field of endeavor, that being prefetching memory

systems.

At the time of the invention it would have been obvious to a person of ordinary

skill in the art to implement Hooker's threshold based prefetch method into

Matsubara/Anon/Ishimi's information processing system.

The motivation for doing so would have been to reduce software code size over

conventional single-cache line prefetch instructions because fewer prefetch instructions

need to be included in the program (Hooker, paragraph 0018). Another motivation for

doing so would have been to potentially improve system performance by making more

efficient use of the processor bus than the conventional method (Hooker, paragraph

0018). Lastly, another motivation for doing so would have been to potentially improve

processing performance by moving data into the microprocessor cache more efficiently

than the conventional method by alleviating the problems caused by the fact that a

range of core clock to processor bus clock ratios may exist (Hooker, paragraph 0018).

Therefore, it would have been obvious to combine Matsubara, Anon, Ishimi, and

Hooker for the benefit of obtaining the invention as specified in claims 4 and 21.

17.   **As per claim 14**, the combination of Matsubara/Anon/Ishimi/Hooker discloses

wherein the selectively prefetching means further includes:

means for determining whether to replace cache lines (paragraph 0069; Fig. 5,

element 536); *See the citation note for claims 4 and 21 above.*

and means for prefetching the in response to a determination that a number of

cache lines chosen to replaced is greater than a threshold (paragraph 0070; Fig. 5,

element 538).

18.   **Claim 25 is rejected under 35 U.S.C. 103(a) as being obvious over**

Matsubara in view of Anon, Ishimi, and Hooker.

19.   **As per claim 25**, Matsubara discloses a method in a data processing system for

providing hardware assistance to prefetch data during execution of code by a processor

in the data processing system, the method comprising:

responsive to loading an instruction in the code into a cache, determining, by a

processor unit, whether a prefetch indicator is associated with the instruction (col. 5,

lines 1-10; col. 6, lines 35-42 and 53-55; col. 7, lines 10-20; Fig. 1; Fig. 2, elements 21

and 22; Fig. 6B), wherein the processor unit is selected from one of an instruction

cache, data cache, or a load/store unit (Matsubara, col. 6, lines 35-42; col. 7, lines 10-

20; Fig. 2, element 21).

and responsive to the prefetch indicator being associated with the instruction,

selectively prefetching data into the cache in the processor (col. 6, lines 53-55; Fig. 2,

elements 21 and 22).

Matsubara does not expressly disclose a pointer to a data structure identified by

the prefetch indicator;

wherein the selectively prefetching step includes:

determining whether outstanding cache misses are present;

and prefetching the data in response to a determination that a number of

outstanding cache misses is less than a threshold, and wherein the selectively

prefetching step further includes:

determining whether to replace cache lines;

and prefetching the in response to a determination that a number of cache lines

chosen to replaced is greater than a threshold.

Anon discloses a pointer to a data structure identified by the prefetch indicator

(General Description, 1st paragraph and 4th paragraph; Detailed Description, 1st

paragraph). *See the citation notes from the similar limitations in claims 1 and 18 above.*

Matsubara and Anon are analogous art because they are from the same field of

endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary

skill in the art to implement Anon's dynamic prefetch pointer within Matsubara's

information processing system.

The motivation for doing so would have been to improve memory access due to

improved memory access prediction and also improve performance due to reducing the

time spent waiting for memory accesses to complete (Anon, General Description, 5[th]

paragraph).

The combination of Matsubara/Anon does not expressly disclose wherein the

selectively prefetching step includes:

determining whether outstanding cache misses are present;

and prefetching the data in response to a determination that a number of

outstanding cache misses is less than a threshold, and wherein the selectively

prefetching step further includes:

determining whether to replace cache lines;

and prefetching the in response to a determination that a number of cache lines

chosen to replaced is greater than a threshold.

Ishimi discloses wherein the selectively prefetching step includes:

determining whether outstanding cache misses are present (col. 13, line 30; Fig.

13, element S4).

and prefetching the data in response to a determination that a number of

outstanding cache misses is less than a threshold (col. 13, lines 30-32; Fig. 13, element

S10).

The combination of Matsubara/Anon and Ishimi are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement Ishimi's fetch mechanism within Matsubara/Anon's information processing system.

The motivation for doing so would have been to provide a data processor capable of processing quickly by lessening the number of abortions even when a branch prediction is preformed (Ishimi, col. 3, lines 3-6).

The combination of Matsubara/Anon/Ishimi does not expressly disclose wherein the selectively prefetching step further includes:

determining whether to replace cache lines;

and prefetching the in response to a determination that a number of cache lines chosen to replaced is greater than a threshold.

Hooker discloses wherein the selectively prefetching step further includes:

determining whether to replace cache lines (paragraph 0069; Fig. 5, element 536);

and prefetching the in response to a determination that a number of cache lines chosen to replaced is greater than a threshold (paragraph 0070; Fig. 5, element 538).

The combination of Matsubara/Anon/Ishimi and Hooker are analogous art because they are from the same field of endeavor, that being prefetching memory systems.

At the time of the invention it would have been obvious to a person of ordinary

skill in the art to implement Hooker's threshold based prefetch method into

Matsubara/Anon/Ishimi's information processing system.

The motivation for doing so would have been to reduce software code size over

conventional single-cache line prefetch instructions because fewer prefetch instructions

need to be included in the program (Hooker, paragraph 0018). Another motivation for

doing so would have been to potentially improve system performance by making more

efficient use of the processor bus than the conventional method (Hooker, paragraph

0018). Lastly, another motivation for doing so would have been to potentially improve

processing performance by moving data into the microprocessor cache more efficiently

than the conventional method by alleviating the problems caused by the fact that a

range of core clock to processor bus clock ratios may exist (Hooker, paragraph 0018).

Therefore, it would have been obvious to combine Matsubara, Anon, Ishimi, and

Hooker for the benefit of obtaining the invention as specified in claim 25.

Response to Arguments

20.   Applicant's arguments filed June 21, 2007 with respect to **claims 1-2, 4-7, 11-12,**

14-19, and 21-24 have been fully considered but they are moot in view of the new

grounds of rejection above.

21.   With respect to Applicant's arguments beginning in the last paragraph on page 7

through the fourth full paragraph on page 8 of the communication filed June 21, 2007,

these arguments have been previously addressed in section 27 of the Office action

dated March 22, 2007.

Conclusion

STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the

application as recommended by MPEP 707.70(i):

### CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, **claims 1-2, 4-7, 11-12, 14-19, and 21-25**

have received a first action on the merits and are subject of a first action non-

final.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Arpan P. Savla whose telephone number is (571) 272-

1077. The examiner can normally be reached on M-F 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sanjiv Shah can be reached on (571) 272-4098. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Arpan Savla
Art Unit 2185
August 10, 2007

SANJIV SHAH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100